Low-temperature poly-Si nanowire junctionless devices with gate-all-around TiN/Al2O3 stack structure using an implant-free technique

نویسندگان

  • Chun-Jung Su
  • Tzu-I Tsai
  • Horng-Chih Lin
  • Tiao-Yuan Huang
  • Tien-Sheng Chao
چکیده

In this work, we present a gate-all-around (GAA) low-temperature poly-Si nanowire (NW) junctionless device with TiN/Al.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Representation of the temperature nano-sensors via cylindrical gate-all-around Si-NW-FET

In this paper, the temperature dependence of some characteristics of cylindrical gate-all-around Si nanowire field effect transistor (GAA-Si-NWFET) is investigated to representing the temperature nano-sensor structures and improving their performance. Firstly, we calculate the temperature sensitivity of drain-source current versus the gate-source voltage of GAA-Si-NWFET to propose the temperatu...

متن کامل

Representation of the temperature nano-sensors via cylindrical gate-all-around Si-NW-FET

In this paper, the temperature dependence of some characteristics of cylindrical gate-all-around Si nanowire field effect transistor (GAA-Si-NWFET) is investigated to representing the temperature nano-sensor structures and improving their performance. Firstly, we calculate the temperature sensitivity of drain-source current versus the gate-source voltage of GAA-Si-NWFET to propose the temperatu...

متن کامل

LOW-TEMPERATURE PROCESS STEPS for REALIZATION of NON-VOLATILE MEMORY DEVICES

In this work, the low-temperature process steps required for the realization of nano-crystal non-volatile memory cells are discussed. An amorphous silicon film, crystallized using a diode pumped solid state green laser irradiating at 532 nm, is proposed as an active layer. The deposition of the subsequent functional layers (e.g., gate oxide) can be done using CVD and ALD reactors in a cluster t...

متن کامل

ALD metal-gate/high-κ gate stack for Si and Si0.7Ge0.3 surface-channel pMOSFETs

ALD high-κ dielectrics and TiN metal-gate were successfully incorporated in both Si and Si0.7Ge0.3 surface-channel pMOSFETs. The high-κ gate dielectrics used included Al2O3 /HfAlOx /Al2O3, Al2O3 /HfO2 /Al2O3 and Al2O3. The Si transistors with Al2O3 /HfAlOx /Al2O3 showed a sub-threshold slope of 75 mV/dec. and a density of interface states of 3×10 cmeV. No obvious degradation of the Si channel h...

متن کامل

Performance Study and Analysis of Heterojunction Gate All Around Nanowire Tunneling Field Effect Transistor

In this paper, we have presented a heterojunction gate all around nanowiretunneling field effect transistor (GAA NW TFET) and have explained its characteristicsin details. The proposed device has been structured using Germanium for source regionand Silicon for channel and drain regions. Kane's band-to-band tunneling model hasbeen used to account for the amount of band-to...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره 7  شماره 

صفحات  -

تاریخ انتشار 2012